
70
2552K–AVR–04/11
ATmega329/3290/649/6490
SS/PCINT8 – Port B, Bit 0
SS: Slave Port Select input. When the SPI is enabled as a Slave, this pin is configured as an
input regardless of the setting of DDB0. As a Slave, the SPI is activated when this pin is driven
low. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB0.
When the pin is forced to be an input, the pull-up can still be controlled by the PORTB0 bit
PCINT8, Pin Change Interrupt Source 8: The PB0 pin can serve as an external interrupt source.
MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT.
Table 13-7.
Overriding Signals for Alternate Functions in PB7:PB4
Signal
Name
PB7/OC2A/
PCINT15
PB6/OC1B/
PCINT14
PB5/OC1A/
PCINT13
PB4/OC0A/
PCINT12
PUOE
000
0
PUOV
000
0
DDOE
0
DDOV
0
PVOE
OC2A ENABLE
OC1B ENABLE
OC1A ENABLE
OC0A ENABLE
PVOV
OC2A
OC1B
OC1A
OC0A
PTOE
–––
–
DIEOE
PCINT15
PCIE1
PCINT14
PCIE1
PCINT13
PCIE1
PCINT12
PCIE1
DIEOV
111
1
DI
PCINT15 INPUT
PCINT14 INPUT
PCINT13 INPUT
PCINT12 INPUT
AIO
–––
–